<?xml version="1.0" encoding="UTF-8"?><xml><records><record><source-app name="Biblio" version="6.x">Drupal-Biblio</source-app><ref-type>5</ref-type><contributors><authors><author><style face="normal" font="default" size="100%">Ignacio Bravo</style></author><author><style face="normal" font="default" size="100%">Pedro Jimenez</style></author><author><style face="normal" font="default" size="100%">Manuel Mazo</style></author><author><style face="normal" font="default" size="100%">Jose L. Lazaro</style></author><author><style face="normal" font="default" size="100%">Ernesto Martín</style></author></authors></contributors><titles><title><style face="normal" font="default" size="100%">Architecture Based on FPGA’s for Real-Time Image Processing</style></title><secondary-title><style face="normal" font="default" size="100%">Reconfigurable Computing: Architectures and Applications</style></secondary-title><tertiary-title><style face="normal" font="default" size="100%">Lecture Notes in Computer Science</style></tertiary-title></titles><dates><year><style  face="normal" font="default" size="100%">2006</style></year><pub-dates><date><style  face="normal" font="default" size="100%">08/2006</style></date></pub-dates></dates><urls><web-urls><url><style face="normal" font="default" size="100%">http://www.springerlink.com/content/p128kk7465670456/fulltext.pdf</style></url></web-urls><related-urls><url><style face="normal" font="default" size="100%">https://geintra-uah.org/system/files/private/LNCS-2006-IBravo.pdf</style></url></related-urls></urls><publisher><style face="normal" font="default" size="100%">Springer</style></publisher><pub-location><style face="normal" font="default" size="100%">Berlin</style></pub-location><volume><style face="normal" font="default" size="100%">3985/2006</style></volume><pages><style face="normal" font="default" size="100%">152-157</style></pages><isbn><style face="normal" font="default" size="100%">978-3-540-36708-6</style></isbn><language><style face="normal" font="default" size="100%">English</style></language><abstract><style face="normal" font="default" size="100%">In this paper an architecture based on FPGA’s for real time image processing is described. The system is composed of a high resolution (1280×1024) CMOS sensor connected to a FPGA that will be in charge of acquiring images from the sensor and controlling it too. A PC sends certain orders and parameters, configured by the user, to the FPGA. The connexion between the PC and the FPGA is made through the parallel port. On the other hand, the resolution of the captured image, as well as the selection of a window of interest inside the image, are configured by the user in the PC. Finally, a system to make the convolution between the captured image and a nxn-mask is shown.</style></abstract><section><style face="normal" font="default" size="100%">Architecture Based on FPGA’s for Real-Time Image Processing</style></section></record></records></xml>